Paper 2008/381

New AES software speed records

Daniel J. Bernstein and Peter Schwabe

Abstract

This paper presents new speed records for AES software,taking advantage of (1) architecture-dependent reduction of instructions used to compute AES and (2) microarchitecture-dependent reduction of cycles used for those instructions. A wide variety of common CPU architectures---amd64, ppc32, sparcv9, and x86---are discussed in detail, along with several specific microarchitectures.

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Published elsewhere. Unknown where it was published
Keywords
AESAdvanced Encryption Standardsoftware implementation
Contact author(s)
peter @ cryptojedi org
History
2008-09-25: revised
2008-09-14: received
See all versions
Short URL
https://ia.cr/2008/381
License
Creative Commons Attribution
CC BY

BibTeX

@misc{cryptoeprint:2008/381,
      author = {Daniel J.  Bernstein and Peter Schwabe},
      title = {New AES software speed records},
      howpublished = {Cryptology ePrint Archive, Paper 2008/381},
      year = {2008},
      note = {\url{https://eprint.iacr.org/2008/381}},
      url = {https://eprint.iacr.org/2008/381}
}
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.