Paper 2009/510

High-Speed Hardware Implementations of BLAKE, Blue Midnight Wish, CubeHash, ECHO, Fugue, Grøstl, Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein

Stefan Tillich, Martin Feldhofer, Mario Kirschbaum, Thomas Plos, Jörn-Marc Schmidt, and Alexander Szekely

Abstract

In this paper we describe our high-speed hardware implementations of the 14 candidates of the second evalution round of the \mbox{SHA-3} hash function competition. We synthesized all implementations using a uniform tool chain, standard-cell library, target technology, and optimization heuristic. This work provides the fairest comparison of all second-round candidates to date.

Note: Version 2.0, November 11, 2009

Metadata
Available format(s)
PDF
Category
Implementation
Publication info
Published elsewhere. Unknown where it was published
Keywords
SHA-3round 2hardwareASICstandard-cell implementationhigh speedhigh throughputBLAKEBlue Midnight WishCubeHashECHOFugueGrøstlHamsiJHKeccakLuffaShabalSHAvite-3SIMDSkein
Contact author(s)
Stefan Tillich @ iaik tugraz at
History
2009-11-11: revised
2009-10-26: received
See all versions
Short URL
https://ia.cr/2009/510
License
Creative Commons Attribution
CC BY

BibTeX

@misc{cryptoeprint:2009/510,
      author = {Stefan Tillich and Martin Feldhofer and Mario Kirschbaum and Thomas Plos and Jörn-Marc Schmidt and Alexander Szekely},
      title = {High-Speed Hardware Implementations of BLAKE, Blue Midnight Wish, CubeHash, ECHO, Fugue, Grøstl, Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein},
      howpublished = {Cryptology ePrint Archive, Paper 2009/510},
      year = {2009},
      note = {\url{https://eprint.iacr.org/2009/510}},
      url = {https://eprint.iacr.org/2009/510}
}
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.