Paper 2015/124
GliFreD: Glitch-Free Duplication - Towards Power-Equalized Circuits on FPGAs
Alexander Wild, Amir Moradi, and Tim Güneysu
Abstract
Designers of secure hardware are required to harden their implementations against physical threats, such as power analysis attacks. In particular, cryptographic hardware circuits are required to decorrelate their current consumption from the information inferred by processing (secret) data. A common technique to achieve this goal is the use of special logic styles that aim at equalizing the current consumption at each single processing step. However, since all hiding techniques like Dual-Rail Precharge (DRP) were originally developed for ASICs, the deployment of such countermeasures on FPGA devices with fixed and predefined logic structure poses a particular challenge. In this work, we propose and practically evaluate a new DRP scheme (GliFreD) that has been exclusively designed for FPGA platforms. GliFreD overcomes the well-known early propagation issue, prevents glitches, uses an isolated dual-rail concept, and mitigates imbalanced routings. With all these features, GliFreD significantly exceeds the level of physical security achieved by any previously reported, related countermeasures for FPGAs.
Metadata
- Available format(s)
-
PDF
- Category
- Implementation
- Publication info
- Preprint. MINOR revision.
- Keywords
- side-channel protectionFPGAhidingpower equalization
- Contact author(s)
- amir moradi @ rub de
- History
- 2015-03-04: revised
- 2015-02-26: received
- See all versions
- Short URL
- https://ia.cr/2015/124
- License
-
CC BY
BibTeX
@misc{cryptoeprint:2015/124,
author = {Alexander Wild and Amir Moradi and Tim Güneysu},
title = {GliFreD: Glitch-Free Duplication - Towards Power-Equalized Circuits on FPGAs},
howpublished = {Cryptology ePrint Archive, Paper 2015/124},
year = {2015},
note = {\url{https://eprint.iacr.org/2015/124}},
url = {https://eprint.iacr.org/2015/124}
}
